От: D&R SoC NewsAlert [SoC-NewsAlert@design-reuse.com]
Отправлено: 8 марта 2005 г. 7:08
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - March 8, 2005
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
March 8, 2005    


Michael,
Welcome to the issue of March 8, 2005 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: SYNOPSYS

Come See Synopsys DesignWare IP @ SNUG San Jose

Are you working on datapath intensive designs or involved in designing AMBA 2 protocol-based subsystems? Then join us at SNUG for the "RTL Coding Guidelines for Datapath Synthesis" and "AMBA 2 Protocol-based Designs in a Jiffy" tutorials. The "Gigabit Serial I/O Protocols" panel is ideal for those who want to integrate these high-speed standards in upcoming projects.
Click here to see full details on DesignWare IP @ SNUG San Jose.

Dual 10-bit 160 MSPS ADC in TSMC 0.13um with PGA buffer in front from Nordic Semiconductor
32-bit RISC microprocessor core featuring protected operating modes, position-independent code and high code density from Cambridge Consultants
68HC08 Binary-compatible 8-Bit FAST Microcontroller with DoCD on-chip Hardware Debug System from Digital Core Design
Quad-channel SATA PHY Core from Silicon Image
Secure Hash Algorithm Accelerator (256-bit) from Athena
USB2.0 PHY LS-FS-HS 3.3V-1.2V-1.2V UTMI+ TSMC 0.13 from ChipIdea Microelectronics
Wanted IPs :
  • MPEG2 Decoder IP core for HD quality streaming
  • STBus asynchronous decoupler: an answer to the IP integration issues in future technologies
    Low power microcontroller design techniques for mixed-signal applications
    Using Vera and Constrained-Random Verification to Improve DesignWare Core Quality
    MIMO Holds Key to High Bandwidth Wireless Systems
    Turning software into hardware
    The four Rs of efficient system design
    GlobalPress Summit panelists debate route to working SoCs
    IP/SOC PRODUCTS
    Chipidea, Solid Silicon Technology Offer Integrated USB 2.0 and USB 2.0 OTG IP Solutions for Chartered's 0.13-Micron and 0.18-Micron Processes
    LSI Logic Drives High Performance Applications With Synthesized ARM1156T2-S Processor and Reference Design
    NEC Electronics Unveils 90-Nanometer Embedded DRAM Technology
    Bitboys Introduces Vector Graphics Processor for Mobile Devices at Game Developers Conference
    ARM Discloses Technical Details and Partner Support For ARMv7 Architecture
    TRIM's LTR1004 and LTR4041 Voltage Reference IPs are Available for IBM 0.13um Process Technology
    CAST Expands USB OTG Line with New Multi-Port IP Core
    Newest Release of SonicsMX Addresses H.264 and Legacy Interconnectivity
    Faraday Technology Introduces Industry's Smallest USB2.0 PHY IP
    UMC and Virage Logic Announce Qualification of Embedded Non-Volatile Memory Technology on UMC's 0.18um Logic Process
    LTRIM Technologies offers a family of pure CMOS silicon proven power management analog IPs to IBM Microelectronics foundry and ASIC customers
    OCP-IP Announces Release of OCP 2.1 Specification
    Genesys Logic Introduces PCI Express and GigaSata Serial ATA Products at IDF Spring 2005
    Altera's PCI Express IP Core Passes PCI-SIG February Workshop Compliance Tests
    STRUCTURED ASIC
    NEC Electronics Introduces the CMOS-12M Series of Mainstream Structured ASICs
    DEALS
    MIPS Architecture Selected by Infineon as Standard for its VoIP Solutions
    HED Licenses ARM922T Processor For SoC Designs
    BUSINESS
    Costello's analog automation pioneer, Barcelona, to fold
    MPEG-only bows out of codecs race; H.264 and VC-1 still contending
    MIPS Technologies Launches China Operations
    LEGAL
    Judge Again Dismisses Rambus Patent Claims in Virginia Case
    USPTO Awards ARC International Key Patent On Configurable Processor Technology
    PEOPLE
    Tensilica Names Dan Weed as Vice President of Customer Engineering
    DESIGN SERVICES
    Innotech Joins ARM Foundry Program With ARM7TDMI Microprocessor License
    EMBEDDED SYSTEMS
    Accelerated Technology Announces Nucleus IPC for Rapid Development of Multi-Processor Applications
    MIPS Technologies Teams with TimeSys to Deliver MIPS Architecture and Core-Optimized 2.6 Linux Distributions to Licensees and OEMs Worldwide
    ARM Announces Rapid System Prototyping Solution
    Intel targets multithreaded software for multicore processors
    Tensilica Offers Automatically Configured RTOS and Development System Support for Xtensa LX Configurable Processor
    FOUNDRIES
    Tower aims to ship ICs made on 130-nm process in 2005
    Chartered updates guidance for first quarter
    PCI Express adoption could boost TSMC in Q2, says report
    Gurus mull challenges of 65 nm at Global Press Summit
    FPGA/CPLD
    Lauterbach Debugger Delivers Multi-Processor Support for Altera's Nios II Embedded Processor
    Xilinx Virtex-4 FX FPGAs With PowerPC Processor Deliver Breakthrough 20x Performance Boost
    Actel and ARM Sign Landmark Agreement to Bring ARM7 Processor Family to Burgeoning FPGA Market
    Altera's Stratix II Family Leads the Industry With 2X Signal Integrity Performance Over Competing FPGAs
    OTHER
    austriamicrosystems launches fully automotive-qualified non-volatile process for foundry customers

    SPONSORED BY: AAI Avnet ASIC Israel

    AAI is:
    Your 'One-Stop" supplier for RTL => GDSII design flow and GDSII => samples => mass production turnkey manufacturing services.

    AAI works for:
    Fabless design houses and electronic system companies, developing advanced SoC devices.

    AAI works with:
    Best industry suppliers in newest technologies (0.18u, 0.13u, 90nm).

    Visit us at www.avnet-asic.com or contact info@avnet-asic.com


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there: http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there:
    http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.